Application/Control Number: 10/081,926

Art Unit: ***

CLMPTO

10081926

06/14/02

RC

-- 1. (Amended) A method comprising:

compressing a plurality of pixel values and a founding vector into a first must vector and a first carry vector; discarding a least significant bit of the first carry vector;

discording a two least significant bits of the first sum vector; and

adding the first sum vector and the first carry vector to generate a pixel average value.

- 2. The method of claim 1, wherein said adding the first sum vector and the first party vector is performed with a Single-Instruction/Multiple-Data (SIMD) addor-
- 3. The method of claim 3, whereis said compressing a plurality of pixel values and a rounding vector comprises compressing four pixel values and a rounding vector.
- 4. The method of claim 3, wherein the pixel values comprise 6-bit values.

Application/Control Number: 10/081,926
Art Unit: ***

5. The method of claim 4, wherein the BIND adder comprises a 36-bit adder including use dummy bit for each of four byte locations.

- The method of plain 1, wherein the counding vector is 10.
- The method of claim 3, wherein said compressing four pixel values and a rounding ventor is performed in three stages.
- 8. The method of claim 7, wherein said three stages compatise:

compressing three of said four pixel values into a second sum vector and a second corry vector;

exercises of the fourth pixel value, the rounding vector, and the second sum vector into a chird sum vector and a third carry vector; and

compressing the second carry vector, third sum vactor and third carry vectors into said first sum and first carry vectors.

- 9. (Amenced) Apparatus comprising:
- a compressor stage including a plurality of compressors.

 Bach compressor operative to compress a plurality of operands

 and a rounding vector into a first sum vector and a first carry

 vector and to discard a two least significant bits (1988) of

 Said first sum vector and an 188 of the first carry vector; and
- a Single-Instruction/Multiple-Data (SIMD) adder operative to add the first sum vector and the first carry vector to generate an average pixel value.
- 10. The apparatus of claim 3. wherein said plurality of compressors comprises four numpressors.
- The apparatus of claim %, whereis each compressor is operative to compress four operands and a rounding vector.
- 12. The apparatus of claim 9, wherein said pixel values and the average pixel value comprise 5-bit values.
- 13. The apperatus of claim 12, wherein the SIRD adder includes one dummy bit per byte leastion.

- 14. The apparatus of claim 9, wherein the rounding vector in $10_{\rm T}$
- 15. The apparetus of claim 11, wherein each compressor comprises:
- a first compressor specalize to compress three of said four pixel values into a second sum vector and a second carry vector;
- a second compressor operative to compress the fourth
 pixel value, the rounding vector, and the second sum vector
 into a third sum vector and a third carry vector, and
- a third compressor operative to compress the second carry vector, third som vector and third cerry vectors into said fixer our and fixer carry vectors.
- 15. (Amended) An article comprising a machine-readable medium include machine resonable instructions, the instructions operative to cause a machine to:

compress a plurality of pixel values and a rounding vector into a first sum vector and a first carry vector:

discord a least significant bit of the first carry vector; discord a two least significant bits of the first sum vector; and

add the first own vector and the first carry vector to generate a pixel average value.--

Application/Control Number: 10/081,926
Art Unit: ***

- 17. The article of claim 16, adding the first sum vector and the first carry vector is partograd with a Single-Instruction/Rultiple-Data (SIMD) adder.
- 10. The article of claim 16, wherein the instructions for compressing a plurelity of pixel values and a revading vector comprise instructions operative to cause the machine to compress four pixel values and a rounding vector.
- 19. The article of claim 18, wherein the pixel velues comprise 8-bit values.
- 20. The article of claim 19, wherein the SIMD adder comprises a 25-bit adder including one durary bit for each of four byte locations.
- The article of claim 16, wherein the rounding vector is 10s.
- 22. The article of claim 18, whereis the instructions causing the machine to compress four pixel values and a rounding vector comprise instructions causing the machine to compress the vectors in three steges.

Application/Control Number: 10/081,926
Art Unit: ***

23. The article of plain 22, wherein instructions causing the machine to compress the vectors in three stages comprising instructions causing the machine to:

compress three of said four pixel values into a second sum vector and a second carry vector;

compress the fourth pixel value, the counding vector, and the second sum vector into a third sum vector and a third carry vector; and

compress the second derry vector, third our vector and third carry vectors into said first sum and first corry vectors.